| | EN
Home    About Socle News & Events Investor Relations E-Service
Career Sitemap      Contact Us
  Socle www
 
     
  Home IP Product Browse by IP Category Physical Library
 
 
Mixed-Signal
Processor
Digital
Physical Library
Physical Library BACK  
 
Physical Library
Updated on: Mar. 10, 2009
Tech.

Stand.
Cell
Libr.

 Memory Compiler General Purpose I/O PMK
65nm-LP

1.2V

1.0V

Hi-Speed
Hi-Density

*In-line & CUP* (1.8V-3.3V wide range)
*In-line & non-CUP (1.8V-3.3V wide range)
*Staggered & CUP (1.8V-3.3V wide range)
*Staggered & non-CUP (1.8V-3.3V wide range)

1.2V

1.0V
65nm-G

1.2V

1.0V

Hi-Speed
Hi-Density

*In-line & CUP (1.8V-3.3V wide range)
*Staggered & CUP (1.8V-3.3V wide range)

1.2V

1.0V
90nm-LP

1.2V

1.0V

 Hi-Density

*In-line & CUP (1.8V-3.3V wide range)
*Staggered & CUP (1.8V-3.3V wide range)

1.2V

1.0V
90nm-G

1.2V

1.0V

 Hi-Density

*In-line & non-CUP (2.5V)
*Staggered & non-CUP (2.5V)

 N/A
0.13um 1.2V Hi-Density

*In-line & CUP (1.8V-3.3V wide range)
*Staggered & CUP (1.8V-3.3V wide range)

 N/A

*CUP: Circuit Under Pad

*PMK: Power Management Kit

*Stad. Cell Libr.: Standard Cell Library
 
 
  Copyright © 2009 Socle Technology Corp. 虹晶科技股份有限公司 Legal Notice
Add:14F-2, No.287, Section 2, Kwan-Fu Road, Hsin-Chu City, 30071 Taiwan, R.O.C. Tel : 886-3-5163166 Fax : 886-3-5163177